Nth-order filter function using any number of op-amps, from 1 to N. The reduced op-amp count is obtained at the cost of an increased number of clock phases. Low-noise and low-sensitivity structures are obtained by applying the recently proposed methods of Intermediate-Function Synthesis. An experimental prototype of a 5th-order low-pass filter example is used to verify the proposed multiplexing scheme.
I . INTRODUCTION
S WITCHED-CAPACITOR (SC) circuits are extensiveIy used to impIement analog sampled-data filters using integrated circuit technology [l] - [3] . Considerable interest exists in finding new design methods that allow for more economical switched-capacitor filter implementations. One such method is based on a technique for time-sharing or multiplexing individual op-amps, thereby reducing the opamp count. In general, op-amps represent a considerable amount of circuit die area, consume power, and generate noise. Therefore, fewer op-amps in the filter structure will generally imply a more practical filter reaIization.
Previous work in this direction [4]-[6] has shown timesharing methods which reduce the op-amp count by a factor of 2. This paper introduces a method which can reduce the op-amp count by various factors from 1 to N, where N is the order of the transfer function. This Iarge op-amp reduction, however, is at the expense of an increase in the number of clock phases. It should be pointed out however, that the synthesis method presented here is an exact design method, which implies that the circuit can be clocked at relatively low frequencies (limited by the Nyquist rate, but more practicalIy by the prefiItering requirements). This, in turn, reduces the circuit dependence upon the op-amps settling time. Therefore, the extra cIock phases can usually be accommodated without the need for higher-speed op-amps.
UnfortunateIy, however, the additional clock phases complicate the digital clock generation circuitry and layout routing. This in itself may offset any layout area reduction gained from the reduced op-amp count. On the other hand, the structure is very regular so that efficient layouts Manuscript received November 6, 1985; revised July 23, 1986. The authors are with the Department of electrical Engineering, University of Toronto, Toronto, Ontario M5S IA4 Canada.
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shouId be possible. Also, due to the modularity of the proposed structure, this scheme is highIy suited for computer-assisted Iayout thereby automating SC filter design. The authors are presently investigating several possible layout alternatives. The design method presented begins by generating a state-space description of the transfer function r in terms of the operator A (referred to as the deIta operator), which is simply a linear translation of the discrete-time operator Z A=z-1.
(I) A direct realization of the state-space description of the filter, in the form of a switched-capacitor structure using a single multiplexed op-amp, is presented in Section II. Also given is a method for reducing the number of required clock phases at the expense of increasing the number of op-amps, resulting in a continuous trade-off between the two numbers. The remaining step in the design, namely the generation of a suitable state-space description from a given filter transfer function, is considered in Section III. SpecificaIly, a systematic procedure is presented for obtaining a low-sensitivity state-space structure from a given set of filter specifications.
Lastly, we will show experimental results using the techniques of this paper for a 5th-order low-pass filter example.
II. M U L T I P L E XE D S C S T R U C T U R E S

A. Realizations Using a Single Op-Amp
The Nth-order discrete-time linear system can be described by state-space equations of the form 
In SC technology, the noninverting stray-insensitive integrator [7] has the transfer function l/(z -1) or l/A.
009%4094/87/0200-0140$01.00 01987 IEEE Therefore, (4) implies that we can synthesize a SC circuit which has as intermediate outputs the state-vector X. Then, using a summing circuit which implements (3) enables us to compute the output y. The resulting realization implemented from these state-space equations is said to be synthesized in the delta (A) domain. This A domain representation forms the basis for the multiplexing algorithm proposed here. In order to implement both positive and negative coefficients of the state-equations with a stray-insensitive noninverting integrator, or what we shall refer to as the A domain integrator, a fully differential circuit is necessary. This will provide for both output signals polarities, thus obviating the need for inverting amplifiers or for the use of the inverting integrator which has a different transfer function [8] . In addition, fully differential circuits offer high common-mode and power-supply rejection. thereby improving the filter dynamic range [l] . [9] .
The time-domain form of (2) and (3) best illustrates the concept of the A domain multiplexed structures. Taking the inverse z transform of (2) Fig. l(b) . Fig. l(b) would suggest a SC circuit which time-shares a single summing stage, the op-amp, using N + 1 clock phases (N phases to compute the states, one phase to compute the output). Unfortunately, however, realizing this SC structure with only N + 1 clock phases results in a stray-sensitive circuit. This is due to the fact that additional storage capacitors are required to avoid storing presently computed states (or input) in capacitors containing past states (or input). Under specific layout conditions, one can compensate for the stray-sensitive structure and obtain a parasitic-compensated structure [5] .
An alternative approach is to delay the storing of presently computed state values in the coefficient capacitors until all the past values of states stored in the coefficient capacitors are utilized. This approach increases the number of clock phases by the number of states N, resulting in 2N + 1 phases, but provides for a stray-insensitive structure. A generalized SC circuit implementing the state-space equations of (2) and (3) with one op-amp is shown in Fig. 2 . The circuit operation can be divided into three stages: 1) computation of state values, 2) updating the state values in the coefficient capacitors, and 3) output calculation, which are repeated every clock cycle.
1) Computation Stage:
During clock phases $J, to qN, the present states x,(k), for i = 1 to N, are computed according to (5) using the weighted past states x,(k -l), for _j = 1 to N, and input u(k -1). The i th state is computed during +, and stored in the feedback capacitor C, of the op-amp. This calculation uses the past states and input that are stored in the switched capacitors CO,,, for J = 1 to N, and Cb,.
2) Updating Stage: During clock phases G~+~ to +zN, the present states are copied into appropriate switched capacitors. These are to be used to compute the output y (the next stage) and delayed for the next computation stage. In particular, the jth state is copied into capacitors CO,, (j = 1 to N) and Cc, during clock phase $I~~,. The input is obtained during clock phase $~~+r, eliminating the need for an additional sample and hold circuit. The input is sampled and stored in capacitors Cb,,..., Cbn, and Cd.
3) Output Calculation Stage: During clock phase $J~,.,,+~, the output y(k) is computed by summing the weighted present states and input, according to (6).
The component values are related to the state-space parameters A, b, c, and d as follows:
B. Reducing the Number of Clock Phases
Time-sharing a single op-amp in a SC circuit requires the op-amp output to change and settle quickly. Instead of using expensive op-amps with faster capabilities, additional op-amps can be introduced into the SC circuit. The objective of adding additional op-amps to the SC multiplexed circuit is to provide for simultaneous computation and updating of several state values. In essence, this will reduce the number of clock phases which will provide more time for the output to reach its true value. Table I illustrates the arrangement of states and phases for a 5th-order SC multiplexed circuit using 2 and 3 op-amps. As is evident from this table, the ordering concept is straightforward and can be easily extended to an Nth-order multiplexed structure using any number of op-amps from 1 to N. Note that the ordering has caused some of the op-amps to be idle during particular clock phases. This arises, in general, because stages of the algorithm cannot be overlapped (i.e., it is not possible to update while computing state values).
The following expression gives the required number of clock phases for an Nth-order filtered using m multi- here INT(Lx) refers to the integer part of a. Fig. 3 shows a plot of the above expression for different filter orders using various numbers of op-amps. In addition, the curves have been expanded to include the points corresponding to two-phase nonmultiplexed structures. One can directly relate the settling time requirement of the op-amp to the number of phases used in the SC circuit; hence, the curves in Fig. 3 can be used to determine the required op-amp bandwidth for a given multiplexed SC filter design. Fig. 3 reveals that, for state-space structures implementing the multiplexing algorithm with 2 op-amps as opposed to 1 op-amp, there is approximately 50-percent reduction in the required number of clock phases. Therefore, in most cases, it may be preferred to implement this multiplexing algorithm with two op-amps.
A SC multiplexed state-space circuit implemented with two op-amps is shown in Fig. 4 , assuming N is odd. In this circuit, each op-amp is responsible for computing approximately one-half the number of states, and only one of the two op-amps is used to compute the output y During the phase in which one of the op-amps is idle, that op-amp in turn implies that, at least two or more op-amps must exist in the structure. Fortunately, however, a state-space representation of an arbitrary transfer function containing transmission zeros does not require any continuous feed-in signals. Therefore, the SC multiplexed circuits presented here are complete and do not require additional unswitched capacitors.
D. Open-Loop Condition of the Time-Shared Op-Amp
output of the op-amp can drift to the supply rails, thereby delaying its recovery in the next clock phase. This could seriously degrade circuit performance. One possible solution to this problem is based on the method outlined in [5] . It involves the use of a multiphase controlled switch and two additional capacitors in a circuit that maintains closed-loop conditions during the nonoverlap period. This technique, although effective, results in an increased parts count.
A common problem in multiplexing is the open-loop
A simpler solution which we have successfully implecondition experienced by the op-amp during the time in mented in our experimental prototypes is to design the which all phases of the multiphase clock are off. This is clock phases such that the nonoverlap period is less than referred to as the nonoverlap period. During this time, the the time required for the op-amp's output to slew a small amount (e.g., a fraction of a volt). This in turn, virtually eliminates the possibility of op-amp saturation during the nonoverlap period, at no extra cost to the SC multiplexed circuit.
E. Reducing Cross-Talk Effects
Cross-talk effects have been shown to seriously hinder integrated multiplexed SC circuits [3] , [14] . They arise mainly because of the parasitic capacitances associated with time-shared op-amps. An applicable solution, presented in [4] , which compensates for the dominant crosstalk mechanism is obtained by controlling the design of the differential op-amp and the circuit layout routing.
III. OB T A I N I N G LOW-SENSITIVI-~Y STATE-SPACE REPRESEN-~ATION
This section will demonstrate a method for obtaining a A domain state-space description (i.e., A, b, c, and d )
having an attenuation function that meets required filter specification. From the infinite number of state-space descriptions possible from a single transfer function, we will, in particular, obtain "good" A, b, c, and d realizations.
Good realizations are those having low-sensitivity and wide dynamic range properties, and are, in general, associated with simulations of doubly terminated LC ladder filters.
Unfortunately, however, an LC ladder cannot be synthesized in the delta domain. This is due to the fact that physical frequencies a do not map onto points along the imaginary axis of the A plane. This is evident from ( Fortunately, however, apart from this constraint, the numerators can be arbitrary The following approach has been found to yield a "good" set of proper f functions: those f functions which represent the current of shunt tank circuit inductors or voltage of series tank circuit capacitors and which have numerator roots at A, = -2 + j0 (the mapping of A = CQ) are made proper by discarding one of these roots. All other f functions are made proper by simply discarding the residue at infinity. Although this approach approximates the internal operation of a doubly-terminated LC ladder network, the intended transfer function is exactly realized. Intermediate functions obtained in this manner have been found to produce structures with relatively sparse matrices and low sensitivity.
IV. D ESIGN E x a m p l e AND EXPERIMENTAL R e s u l t s
We shall consider the design of a fifth-order elliptic low-pass SC filter having a passband edge at 1 kHz with 1-dB passband ripple and passband gain of unity. The stopband edge will be at 1.5 kHz with stopband attenuation 2 60 dB. The sampling frequency will be 5 kHz.
The delta domain design procedure begins by prewarping the SC filter specifications according to (10). Filter design tables or computer programs can be used to obtain a transfer function r(A) and an LC ladder network whose attenuation function meets the prewarped specifications. Table II If we consider these state-space equations to be implemented in a nonmultiplexed fashion, then a useful measure of performance for the filter realization is the output noise power resulting from the noise contribution made by each integrator. In particular, if noise with a white spectral density of 1 W/Hz is applied to the input of each integrator, then this structure will have an output noise power of 1.72 W.' This figure can be compared to an optimum structure having an output noise power of 1.15 W [lo], [ll] . Comparing the two noise figures indicates that our A domain structure is 1.75 dB below the optimum. This would indicate that further improvement to the A domain state-space structure is possible and should be sought after.* Although the multiplexing realization uses a single opamp, integration is performed five times. Thus, the usual performance measure of evaluating the transfer function sensitivity to each integrator gain can be employed here. Table IV presents the results of a worst-case sensitivity analysis performed using the methods of [10] . Specifically, the largest transfer function variations within the filter passband resulting from a l-percent change in the gain of every integrator are given. For comparison purposes, we also list in Table IV the sensitivity results for the design proposed in [12] . Although the method of [12] produces a less sensitive structure, it does not offer the multiplexing capability of the A domain state-space structure. Therefore, depending upon the design requirements, a more sensitive structure may be preferred when the advantages of multiplexing with one or two op-amps are considered.
In order to verify the methods of this paper, we have simulated and breadboarded the design example of this section using the single op-amp circuit of Fig. 2 'AIthough our generaked SC filter circluit would appear to require a large number of switches, the switch count can be reduced with appropriate switch-sharing. In particular, our fifth-order design example requires a minimum of 64 switches. For comparison purposes, we note that a design based on the synthesis method of [12] requires a minimum of 56 switches. Therefore, our proposed circuit structure has almost the same number of potential noise sources as the state-of-the-art. lar to those obtained by the breadborded circuit. The breadboarded circuit implemented the differential op-amp using two LF356-type op-amps; one op-amp acted as the front-end differential stage and the other as an inverter to produce the complementary output. The switches used were of the CA4066 type and an ll-phase clock of 5-kHz frequency was generated with a digital circuit having a master clock frequency of 55 kHz. The nonoverlap time of each phase lasted no longer than 50 ns. Fig. 6 shows the measured response obtained from the SC circuit of this example. The output was measured using a sample-and-hold circuit; hence, the sin(x)/x function multiplies the response.
V. C O N C L U S I O N S
We have presented a fully-differential stray-insensitive multiplexing algorithm using 1 to h op-amps, realizing any Nth-order transfer function. The synthesis method is straightforward once a state-space representation of the given transfer function is obtained. Various circuit options have been introduced, increasing the versatility and practicality of the multiplexing scheme. Low-sensitivity statespace representations were obtained by applying the methods of IF synthesis. The algorithm presented was verified using both computer simulation and breadboard experimentation.
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